

the issue of asynchronous signals and synchronizers, an important problem for digital designers.

The purpose of this section is to introduce the major concepts in clocking methodology. The section makes some important simplifying assumptions; if you are interested in understanding timing methodology in more detail, consult one of the references listed at the end of this appendix.

We use an edge-triggered timing methodology because it is simpler to explain and has fewer rules required for correctness. In particular, if we assume that all clocks arrive at the same time, we are guaranteed that a system with edge-triggered registers between blocks of combinational logic can operate correctly without races if we simply make the clock long enough. A *race* occurs when the contents of a state element depend on the relative speed of different logic elements. In an edge-triggered design, the clock cycle must be long enough to accommodate the path from one flip-flop through the combinational logic to another flip-flop where it must satisfy the setup-time requirement. Figure A.11.1 shows this requirement for a system using rising edge-triggered flip-flops. In such a system the clock period (or cycle time) must be at least as large as

$$t_{\text{prop}} + t_{\text{combinational}} + t_{\text{setup}}$$

for the worst-case values of these three delays, which are defined as follows:

- t_{prop} is the time for a signal to propagate through a flip-flop; it is also sometimes called clock-to-Q.
- $t_{\text{combinational}}$ is the longest delay for any combinational logic (which by definition is surrounded by two flip-flops).
- t_{setup} is the time before the rising clock edge that the input to a flip-flop must be valid.




FIGURE A.11.1 In an edge-triggered design, the clock must be long enough to allow signals to be valid for the required setup time before the next clock edge. The time for a flip-flop input to propagate to the flip-flop outputs is t_{prop} ; the signal then takes $t_{\text{combinational}}$ to travel through the combinational logic and must be valid t_{setup} before the next clock edge.

We make one simplifying assumption: the hold-time requirements are satisfied, which is almost never an issue with modern logic.

One additional complication that must be considered in edge-triggered designs is **clock skew**. Clock skew is the difference in absolute time between when two state elements see a clock edge. Clock skew arises because the clock signal will often use two different paths, with slightly different delays, to reach two different state elements. If the clock skew is large enough, it may be possible for a state element to change and cause the input to another flip-flop to change before the clock edge is seen by the second flip-flop.

Figure A.11.2 illustrates this problem, ignoring setup time and flip-flop propagation delay. To avoid incorrect operation, the clock period is increased to allow for the maximum clock skew. Thus, the clock period must be longer than

$$t_{\text{prop}} + t_{\text{combinational}} + t_{\text{setup}} + t_{\text{skew}}$$

With this constraint on the clock period, the two clocks can also arrive in the opposite order, with the second clock arriving t_{skew} earlier, and the circuit will work




FIGURE A.11.2 Illustration of how clock skew can cause a race, leading to incorrect operation. Because of the difference in when the two flip-flops see the clock, the signal that is stored into the first flip-flop can race forward and change the input to the second flip-flop before the clock arrives at the second flip-flop.

correctly. Designers reduce clock-skew problems by carefully routing the clock signal to minimize the difference in arrival times. In addition, smart designers also provide some margin by making the clock a little longer than the minimum; this allows for variation in components as well as in the power supply. Since clock skew can also affect the hold-time requirements, minimizing the size of the clock skew is important.

Edge-triggered designs have two drawbacks: they require extra logic and they may sometimes be slower. Just looking at the D flip-flop versus the level-sensitive latch that we used to construct the flip-flop shows that edge-triggered design requires more logic. An alternative is to use **level-sensitive clocking**. Because state changes in a level-sensitive methodology are not instantaneous, a level-sensitive scheme is slightly more complex and requires additional care to make it operate correctly.

clock skew The difference in absolute time between the times when two state elements see a clock edge.

level-sensitive clocking A timing methodology in which state changes occur at either high or low clock levels but are not instantaneous as such changes are in edge-triggered designs.

Level-Sensitive Timing

In level-sensitive timing, the state changes occur at either high or low levels, but they are not instantaneous as they are in an edge-triggered methodology. Because of the noninstantaneous change in state, races can easily occur. To ensure that a level-sensitive design will also work correctly if the clock is slow enough, designers use *two-phase clocking*. Two-phase clocking is a scheme that makes use of two nonoverlapping clock signals. Since the two clocks, typically called ϕ_1 and ϕ_2 , are nonoverlapping, at most one of the clock signals is high at any given time, as Figure A.11.3 shows. We can use these two clocks to build a system that contains level-sensitive latches but is free from any race conditions, just as the edge-triggered designs were.




FIGURE A.11.3 A two-phase clocking scheme showing the cycle of each clock and the nonoverlapping periods.




FIGURE A.11.4 A two-phase timing scheme with alternating latches showing how the system operates on both clock phases. The output of a latch is stable on the opposite phase from its C input. Thus, the first block of combinational inputs has a stable input during ϕ_2 , and its output is latched by ϕ_2 . The second (rightmost) combinational block operates in just the opposite fashion, with stable inputs during ϕ_1 . Thus, the delays through the combinational blocks determine the minimum time that the respective clocks must be asserted. The size of the nonoverlapping period is determined by the maximum clock skew and the minimum delay of any logic block.

One simple way to design such a system is to alternate the use of latches that are open on ϕ_1 with latches that are open on ϕ_2 . Because both clocks are not asserted at the same time, a race cannot occur. If the input to a combinational block is a ϕ_1 clock, then its output is latched by a ϕ_2 clock, which is open only during ϕ_2 when the input latch is closed and hence has a valid output. Figure A.11.4 shows how a system with two-phase timing and alternating latches operates. As in an edge-triggered design, we must pay attention to clock skew, particularly between the two

clock phases. By increasing the amount of nonoverlap between the two phases, we can reduce the potential margin of error. Thus, the system is guaranteed to operate correctly if each phase is long enough and if there is large enough nonoverlap between the phases.

Asynchronous Inputs and Synchronizers

By using a single clock or a two-phase clock, we can eliminate race conditions if clock-skew problems are avoided. Unfortunately, it is impractical to make an entire system function with a single clock and still keep the clock skew small. While the CPU may use a single clock, I/O devices will probably have their own clock. An asynchronous device may communicate with the CPU through a series of handshaking steps. To translate the asynchronous input to a synchronous signal that can be used to change the state of a system, we need to use a *synchronizer*, whose inputs are the asynchronous signal and a clock and whose output is a signal synchronous with the input clock.

Our first attempt to build a synchronizer uses an edge-triggered D flip-flop, whose *D* input is the asynchronous signal, as Figure A.11.5 shows. Because we communicate with a handshaking protocol, it does not matter whether we detect the asserted state of the asynchronous signal on one clock or the next, since the signal will be held asserted until it is acknowledged. Thus, you might think that this simple structure is enough to sample the signal accurately, which would be the case except for one small problem.




FIGURE A.11.5 A synchronizer built from a D flip-flop is used to sample an asynchronous signal to produce an output that is synchronous with the clock. This “synchronizer” will *not* work properly!

The problem is a situation called **metastability**. Suppose the asynchronous signal is transitioning between high and low when the clock edge arrives. Clearly, it is not possible to know whether the signal will be latched as high or low. That problem we could live with. Unfortunately, the situation is worse: when the signal that is sampled is not stable for the required setup and hold times, the flip-flop may go into a *metastable* state. In such a state, the output will not have a legitimate high or low value, but will be in the indeterminate region between them. Furthermore,

metastability

A situation that occurs if a signal is sampled when it is not stable for the required setup and hold times, possibly causing the sampled value to fall in the indeterminate region between a high and low value.

synchronizer failure

A situation in which a flip-flop enters a metastable state and where some logic blocks reading the output of the flip-flop see a 0 while others see a 1.

the flip-flop is not guaranteed to exit this state in any bounded amount of time. Some logic blocks that look at the output of the flip-flop may see its output as 0, while others may see it as 1. This situation is called a **synchronizer failure**.

In a purely synchronous system, synchronizer failure can be avoided by ensuring that the setup and hold times for a flip-flop or latch are always met, but this is impossible when the input is asynchronous. Instead, the only solution possible is to wait long enough before looking at the output of the flip-flop to ensure that its output is stable, and that it has exited the metastable state, if it ever entered it. How long is long enough? Well, the probability that the flip-flop will stay in the metastable state decreases exponentially, so after a very short time the probability that the flip-flop is in the metastable state is very low; however, the probability never reaches 0! So designers wait long enough such that the probability of a synchronizer failure is very low, and the time between such failures will be years or even thousands of years.

For most flip-flop designs, waiting for a period that is several times longer than the setup time makes the probability of synchronization failure very low. If the clock rate is longer than the potential metastability period (which is likely), then a safe synchronizer can be built with two D flip-flops, as [Figure A.11.6](#) shows. If you are interested in reading more about these problems, look into the references.




FIGURE A.11.6 This synchronizer will work correctly if the period of metastability that we wish to guard against is less than the clock period. Although the output of the first flip-flop may be metastable, it will not be seen by any other logic element until the second clock, when the second D flip-flop samples the signal, which by that time should no longer be in a metastable state.

Check Yourself

propagation time The time required for an input to a flip-flop to propagate to the outputs of the flip-flop.

Suppose we have a design with very large clock skew—longer than the register **propagation time**. Is it always possible for such a design to slow the clock down enough to guarantee that the logic operates properly?

- Yes, if the clock is slow enough the signals can always propagate and the design will work, even if the skew is very large.
- No, since it is possible that two registers see the same clock edge far enough apart that a register is triggered, and its outputs propagated and seen by a second register with the same clock edge.

A.12 Field Programmable Devices

Within a custom or semicustom chip, designers can make use of the flexibility of the underlying structure to easily implement combinational or sequential logic. How can a designer who does not want to use a custom or semicustom IC implement a complex piece of logic taking advantage of the very high levels of integration available? The most popular component used for sequential and combinational logic design outside of a custom or semicustom IC is a **field programmable device (FPD)**. An FPD is an integrated circuit containing combinational logic, and possibly memory devices, that are configurable by the end user.

FPDs generally fall into two camps: **programmable logic devices (PLDs)**, which are purely combinational, and **field programmable gate arrays (FPGAs)**, which provide both combinational logic and flip-flops. PLDs consist of two forms: **simple PLDs (SPLDs)**, which are usually either a PLA or a **programmable array logic (PAL)**, and complex PLDs, which allow more than one logic block as well as configurable interconnections among blocks. When we speak of a PLA in a PLD, we mean a PLA with user programmable and-plane and or-plane. A PAL is like a PLA, except that the or-plane is fixed.

Before we discuss FPGAs, it is useful to talk about how FPDs are configured. Configuration is essentially a question of where to make or break connections. Gate and register structures are static, but the connections can be configured. Notice that by configuring the connections, a user determines what logic functions are implemented. Consider a configurable PLA: by determining where the connections are in the and-plane and the or-plane, the user dictates what logical functions are computed in the PLA. Connections in FPDs are either permanent or reconfigurable. Permanent connections involve the creation or destruction of a connection between two wires. Current FPLDs all use an **antifuse** technology, which allows a connection to be built at programming time that is then permanent. The other way to configure CMOS FPLDs is through a SRAM. The SRAM is downloaded at power-on, and the contents control the setting of switches, which in turn determines which metal lines are connected. The use of SRAM control has the advantage in that the FPD can be reconfigured by changing the contents of the SRAM. The disadvantages of the SRAM-based control are two-fold: the configuration is volatile and must be reloaded on power-on, and the use of active transistors for switches slightly increases the resistance of such connections.

FPGAs include both logic and memory devices, usually structured in a two-dimensional array with the corridors dividing the rows and columns used for

field programmable devices (FPD) An integrated circuit containing combinational logic, and possibly memory devices, that are configurable by the end user.

programmable logic device (PLD)

An integrated circuit containing combinational logic whose function is configured by the end user.

field programmable gate array (FPGA)

A configurable integrated circuit containing both combinational logic blocks and flip-flops.

simple programmable logic device (SPLD)

Programmable logic device, usually containing either a single PAL or PLA.

programmable array logic (PAL)

Contains a programmable and-plane followed by a fixed or-plane.

antifuse A structure in an integrated circuit that when programmed makes a permanent connection between two wires.

lookup tables (LUTs) In a field programmable device, the name given to the cells because they consist of a small amount of logic and RAM.

global interconnect between the cells of the array. Each cell is a combination of gates and flip-flops that can be programmed to perform some specific function. Because they are basically small, programmable RAMs, they are also called **lookup tables (LUTs)**. Newer FPGAs contain more sophisticated building blocks such as pieces of adders and RAM blocks that can be used to build register files. A few large FPGAs even contain 32-bit RISC cores!

In addition to programming each cell to perform a specific function, the interconnections between cells are also programmable, allowing modern FPGAs with hundreds of blocks and hundreds of thousands of gates to be used for complex logic functions. Interconnect is a major challenge in custom chips, and this is even more true for FPGAs, because cells do not represent natural units of decomposition for structured design. In many FPGAs, 90% of the area is reserved for interconnect and only 10% is for logic and memory blocks.

Just as you cannot design a custom or semicustom chip without CAD tools, you also need them for FPGAs. Logic synthesis tools have been developed that target FPGAs, allowing the generation of a system using FPGAs from structural and behavioral Verilog.

A.13

Concluding Remarks

This appendix introduces the basics of logic design. If you have digested the material in this appendix, you are ready to tackle the material in Chapters 4 and 5, both of which use the concepts discussed in this appendix extensively.

Further Reading

There are a number of good texts on logic design. Here are some you might like to look into.

Ciletti, M. D. [2002]. *Advanced Digital Design with the Verilog HDL*, Englewood Cliffs, NJ: Prentice Hall.

A thorough book on logic design using Verilog.

Katz, R. H. [2004]. *Modern Logic Design*, 2nd ed., Reading, MA: Addison-Wesley. *A general text on logic design.*

Wakerly, J. F. [2000]. *Digital Design: Principles and Practices*, 3rd ed., Englewood Cliffs, NJ: Prentice Hall.

A general text on logic design.

A.14 Exercises

A.1 [10] < §A.2> In addition to the basic laws we discussed in this section, there are two important theorems, called DeMorgan's theorems:

$$\overline{A + B} = \bar{A} \cdot \bar{B} \quad \text{and} \quad \overline{A \cdot B} = \bar{A} + \bar{B}$$

Prove DeMorgan's theorems with a truth table of the form

A	B	$\bar{A}$	$\bar{B}$	$\overline{A + B}$	$\overline{A \cdot B}$	$\bar{A} \cdot \bar{B}$	$\bar{A} + \bar{B}$
0	0	1	1	1	1	1	1
0	1	1	0	0	0	1	1
1	0	0	1	0	0	1	1
1	1	0	0	0	0	0	0

A.2 [15] < §A.2> Prove that the two equations for E in the example starting on page A-7 are equivalent by using DeMorgan's theorems and the axioms shown on page A-7.

A.3 [10] < §A.2> Show that there are $2n$ entries in a truth table for a function with n inputs.

A.4 [10] < §A.2> One logic function that is used for a variety of purposes (including within adders and to compute parity) is *exclusive OR*. The output of a two-input exclusive OR function is true only if exactly one of the inputs is true. Show the truth table for a two-input exclusive OR function and implement this function using AND gates, OR gates, and inverters.

A.5 [15] < §A.2> Prove that the NOR gate is universal by showing how to build the AND, OR, and NOT functions using a two-input NOR gate.

A.6 [15] < §A.2> Prove that the NAND gate is universal by showing how to build the AND, OR, and NOT functions using a two-input NAND gate.

A.7 [10] < §§A.2, A.3> Construct the truth table for a four-input odd-parity function (see page A-65 for a description of parity).

A.8 [10] < §§A.2, A.3> Implement the four-input odd-parity function with AND and OR gates using bubbled inputs and outputs.

A.9 [10] < §§A.2, A.3> Implement the four-input odd-parity function with a PLA.

A.10 [15] < §§A.2, A.3> Prove that a two-input multiplexor is also universal by showing how to build the NAND (or NOR) gate using a multiplexor.

A.11 [5] < §§4.2, A.2, A.3> Assume that X consists of 3 bits, $x_2 x_1 x_0$. Write four logic functions that are true if and only if

- X contains only one 0
- X contains an even number of 0s
- X when interpreted as an unsigned binary number is less than 4
- X when interpreted as a signed (two's complement) number is negative

A.12 [5] < §§4.2, A.2, A.3> Implement the four functions described in Exercise A.11 using a PLA.

A.13 [5] < §§4.2, A.2, A.3> Assume that X consists of 3 bits, $x_2 x_1 x_0$, and Y consists of 3 bits, $y_2 y_1 y_0$. Write logic functions that are true if and only if

- $X < Y$, where X and Y are thought of as unsigned binary numbers
- $X < Y$, where X and Y are thought of as signed (two's complement) numbers
- $X = Y$

Use a hierarchical approach that can be extended to larger numbers of bits. Show how can you extend it to 6-bit comparison.

A.14 [5] < §§A.2, A.3> Implement a switching network that has two data inputs (A and B), two data outputs (C and D), and a control input (S). If S equals 1, the network is in pass-through mode, and C should equal A , and D should equal B . If S equals 0, the network is in crossing mode, and C should equal B , and D should equal A .

A.15 [15] < §§A.2, A.3> Derive the product-of-sums representation for E shown on page A-11 starting with the sum-of-products representation. You will need to use DeMorgan's theorems.

A.16 [30] < §§A.2, A.3> Give an algorithm for constructing the sum-of-products representation for an arbitrary logic equation consisting of AND, OR, and NOT. The algorithm should be recursive and should not construct the truth table in the process.

A.17 [5] < §§A.2, A.3> Show a truth table for a multiplexor (inputs A , B , and S ; output C), using don't cares to simplify the table where possible.

A.18 [5] < §A.3> What is the function implemented by the following Verilog modules:


```
module FUNC1 (I0, I1, S, out);
    input I0, I1;
    input S;
    output out;
    out = S? I1: I0;
endmodule

module FUNC2 (out,ctl,clk,reset);
    output [7:0] out;
    input ctl, clk, reset;
    reg [7:0] out;
    always @(posedge clk)
        if (reset) begin
            out <= 8'b0 ;
        end
        else if (ctl) begin
            out <= out + 1;
        end
        else begin
            out <= out - 1;
        end
endmodule
```

A.19 [5] < §A.4> The Verilog code on page A-53 is for a D flip-flop. Show the Verilog code for a D latch.

A.20 [10] < §§A.3, A.4> Write down a Verilog module implementation of a 2-to-4 decoder (and/or encoder).

A.21 [10] < §§A.3, A.4> Given the following logic diagram for an accumulator, write down the Verilog module implementation of it. Assume a positive edge-triggered register and asynchronous Rst.



A.22 [20] < §§B3, A.4, A.5> Section 3.3 presents basic operation and possible implementations of multipliers. A basic unit of such implementations is a shift-and-add unit. Show a Verilog implementation for this unit. Show how can you use this unit to build a 32-bit multiplier.

A.23 [20] < §§B3, A.4, A.5> Repeat Exercise A.22, but for an unsigned divider rather than a multiplier.

A.24 [15] < §A.5> The ALU supported set on less than (slt) using just the sign bit of the adder. Let's try a set on less than operation using the values -7_{ten} and 6_{ten} . To make it simpler to follow the example, let's limit the binary representations to 4 bits: 1001_{two} and 0110_{two} .

$$1001_{\text{two}} - 0110_{\text{two}} = 1001_{\text{two}} + 1010_{\text{two}} = 0011_{\text{two}}$$

This result would suggest that $-7 > 6$, which is clearly wrong. Hence, we must factor in overflow in the decision. Modify the 1-bit ALU in Figure A.5.10 on page A-33 to handle slt correctly. Make your changes on a photocopy of this figure to save time.

A.25 [20] < §A.6> A simple check for overflow during addition is to see if the CarryIn to the most significant bit is not the same as the CarryOut of the most significant bit. Prove that this check is the same as in Figure 3.2.

A.26 [5] < §A.6> Rewrite the equations on page A-44 for a carry-lookahead logic for a 16-bit adder using a new notation. First, use the names for the CarryIn signals of the individual bits of the adder. That is, use $c_4, c_8, c_{12}, \dots$ instead of $C_1, C_2, C_3, \dots$. In addition, let $P_{i,j}$ mean a propagate signal for bits i to j , and $G_{i,j}$ mean a generate signal for bits i to j . For example, the equation

$$C_2 = G_1 + (P_1 \cdot G_0) + (P_1 \cdot P_0 \cdot c_0)$$

can be rewritten as

$$c_8 = G_{7,4} + (P_{7,4} \cdot G_{3,0}) + (P_{7,4} \cdot P_{3,0} \cdot c_0)$$

This more general notation is useful in creating wider adders.

A.27 [15] < §A.6> Write the equations for the carry-lookahead logic for a 64-bit adder using the new notation from Exercise A.26 and using 16-bit adders as building blocks. Include a drawing similar to [Figure A.6.3](#) in your solution.

A.28 [10] < §A.6> Now calculate the relative performance of adders. Assume that hardware corresponding to any equation containing only OR or AND terms, such as the equations for p_i and g_i on page A-40, takes one time unit T . Equations that consist of the OR of several AND terms, such as the equations for c_1 , c_2 , c_3 , and c_4 on page A-40, would thus take two time units, $2T$. The reason is it would take T to produce the AND terms and then an additional T to produce the result of the OR. Calculate the numbers and performance ratio for 4-bit adders for both ripple carry and carry lookahead. If the terms in equations are further defined by other equations, then add the appropriate delays for those intermediate equations, and continue recursively until the actual input bits of the adder are used in an equation. Include a drawing of each adder labeled with the calculated delays and the path of the worst-case delay highlighted.

A.29 [15] < §A.6> This exercise is similar to Exercise A.28, but this time calculate the relative speeds of a 16-bit adder using ripple carry only, ripple carry of 4-bit groups that use carry lookahead, and the carry-lookahead scheme on page A-39.

A.30 [15] < §A.6> This exercise is similar to Exercises A.28 and A.29, but this time calculate the relative speeds of a 64-bit adder using ripple carry only, ripple carry of 4-bit groups that use carry lookahead, ripple carry of 16-bit groups that use carry lookahead, and the carry-lookahead scheme from Exercise A.27.

A.31 [10] < §A.6> Instead of thinking of an adder as a device that adds two numbers and then links the carries together, we can think of the adder as a hardware device that can add three inputs together (a_i , b_i , c_i) and produce two outputs (s_i , c_{i+1}). When adding two numbers together, there is little we can do with this observation. When we are adding more than two operands, it is possible to reduce the cost of the carry. The idea is to form two independent sums, called S' (sum bits) and C' (carry bits). At the end of the process, we need to add C' and S' together using a normal adder. This technique of delaying carry propagation until the end of a sum of numbers is called *carry save addition*. The block drawing on the lower right of [Figure A.14.1](#) (see below) shows the organization, with two levels of carry save adders connected by a single normal adder.

Calculate the delays to add four 16-bit numbers using full carry-lookahead adders versus carry save with a carry-lookahead adder forming the final sum. (The time unit T in Exercise A.28 is the same.)




FIGURE A.14.1 Traditional ripple carry and carry save addition of four 4-bit numbers. The details are shown on the left, with the individual signals in lowercase, and the corresponding higher-level blocks are on the right, with collective signals in upper case. Note that the sum of four n -bit numbers can take $n + 2$ bits.

A.32 [20] < §A.6> Perhaps the most likely case of adding many numbers at once in a computer would be when trying to multiply more quickly by using many adders to add many numbers in a single clock cycle. Compared to the multiply algorithm in [Chapter 3](#), a carry save scheme with many adders could multiply more than 10 times faster. This exercise estimates the cost and speed of a combinational multiplier to multiply two positive 16-bit numbers. Assume that you have 16 intermediate terms $M_{15}, M_{14}, \dots, M_0$, called *partial products*, that contain the multiplicand ANDed with multiplier bits $m_{15}, m_{14}, \dots, m_0$. The idea is to use carry save adders to reduce the n operands into $2n/3$ in parallel groups of three, and do this repeatedly until you get two large numbers to add together with a traditional adder.

First, show the block organization of the 16-bit carry save adders to add these 16 terms, as shown on the right in [Figure A.14.1](#). Then calculate the delays to add these 16 numbers. Compare this time to the iterative multiplication scheme in [Chapter 3](#) but only assume 16 iterations using a 16-bit adder that has full carry lookahead whose speed was calculated in Exercise A.29.

A.33 [10] < §A.6> There are times when we want to add a collection of numbers together. Suppose you wanted to add four 4-bit numbers (A, B, E, F) using 1-bit full adders. Let's ignore carry lookahead for now. You would likely connect the 1-bit adders in the organization at the top of [Figure A.14.1](#). Below the traditional organization is a novel organization of full adders. Try adding four numbers using both organizations to convince yourself that you get the same answer.

A.34 [5] < §A.6> First, show the block organization of the 16-bit carry save adders to add these 16 terms, as shown in [Figure A.14.1](#). Assume that the time delay through each 1-bit adder is $2T$. Calculate the time of adding four 4-bit numbers to the organization at the top versus the organization at the bottom of [Figure A.14.1](#).

A.35 [5] < §A.8> Quite often, you would expect that given a timing diagram containing a description of changes that take place on a data input D and a clock input C (as in [Figures A.8.3](#) and [A.8.6](#) on pages A-52 and A-54, respectively), there would be differences between the output waveforms (Q) for a D latch and a D flip-flop. In a sentence or two, describe the circumstances (e.g., the nature of the inputs) for which there would not be any difference between the two output waveforms.

A.36 [5] < §A.8> [Figure A.8.8](#) on page A-55 illustrates the implementation of the register file for the LEGv8 datapath. Pretend that a new register file is to be built, but that there are only two registers and only one read port, and that each register has only 2 bits of data. Redraw [Figure A.8.8](#) so that every wire in your diagram corresponds to only 1 bit of data (unlike the diagram in [Figure A.8.8](#), in which some wires are 5 bits and some wires are 32 bits). Redraw the registers using D flip-flops. You do not need to show how to implement a D flip-flop or a multiplexor.

A.37 [10] < §A.10> A friend would like you to build an “electronic eye” for use as a fake security device. The device consists of three lights lined up in a row, controlled by the outputs Left, Middle, and Right, which, if asserted, indicate that a light should be on. Only one light is on at a time, and the light “moves” from left to right and then from right to left, thus scaring away thieves who believe that the device is monitoring their activity. Draw the graphical representation for the finite-state machine used to specify the electronic eye. Note that the rate of the eye's movement will be controlled by the clock speed (which should not be too great) and that there are essentially no inputs.

A.38 [10] < §A.10> Assign state numbers to the states of the finite-state machine you constructed for Exercise A.37 and write a set of logic equations for each of the outputs, including the next-state bits.

A.39 [15] < §§A.2, A.8, A.10> Construct a 3-bit counter using three D flip-flops and a selection of gates. The inputs should consist of a signal that resets the counter to 0, called *reset*, and a signal to increment the counter, called *inc*. The outputs should be the value of the counter. When the counter has value 7 and is incremented, it should wrap around and become 0.

A.40 [20] < §A.10> A *Gray code* is a sequence of binary numbers with the property that no more than 1 bit changes in going from one element of the sequence to another. For example, here is a 3-bit binary Gray code: 000, 001, 011, 010, 110, 111, 101, and 100. Using three D flip-flops and a PLA, construct a 3-bit Gray code counter that has two inputs: *reset*, which sets the counter to 000, and *inc*, which makes the counter go to the next value in the sequence. Note that the code is cyclic, so that the value after 100 in the sequence is 000.

A.41 [25] < §A.10> We wish to add a yellow light to our traffic light example on page A-68. We will do this by changing the clock to run at 0.25 Hz (a 4-second clock cycle time), which is the duration of a yellow light. To prevent the green and red lights from cycling too fast, we add a 30-second timer. The timer has a single input, called *TimerReset*, which restarts the timer, and a single output, called *TimerSignal*, which indicates that the 30-second period has expired. Also, we must redefine the traffic signals to include yellow. We do this by defining two output signals for each light: green and yellow. If the output *NSgreen* is asserted, the green light is on; if the output *NSyellow* is asserted, the yellow light is on. If both signals are off, the red light is on. Do *not* assert both the green and yellow signals at the same time, since American drivers will certainly be confused, even if European drivers understand what this means! Draw the graphical representation for the finite-state machine for this improved controller. Choose names for the states that are *different* from the names of the outputs.

A.42 [15] < §A.10> Write down the next-state and output-function tables for the traffic light controller described in Exercise A.41.

A.43 [15] < §§A.2, A.10> Assign state numbers to the states in the traffic light example of Exercise A.41 and use the tables of Exercise A.42 to write a set of logic equations for each of the outputs, including the next-state outputs.

A.44 [15] < §§A.3, A.10> Implement the logic equations of Exercise A.43 as a PLA.

Answers to Check Yourself

§A.2, page A-8: No. If $A = 1$, $C = 1$, $B = 0$, the first is true, but the second is false.

§A.3, page A-20: C.

§A.4, page A-22: They are all exactly the same.

§A.4, page A-26: $A = 0$, $B = 1$.

§A.5, page A-38: 2.

§A.6, page A-47: 1.

§A.8, page A-58: c.

§A.10, page A-72: b.

§A.11, page A-77: b.

Index

Note: Online information is listed by chapter and section number followed by page numbers (OL3.11-7). Page references preceded by a single letter with hyphen refer to appendices.

- 1-bit ALU, A-26–29. *See also*
 - Arithmetic logic unit (ALU)
 - adder, A-27
 - CarryOut, A-28
 - for most significant bit, A-33
 - illustrated, A-29
 - logical unit for AND/OR, A-27
 - performing AND, OR, and addition, A-31, A-33
- 64-bit ALU, A-29–37. *See also*
 - Arithmetic logic unit (ALU)
 - defining in Verilog, A-34–37
 - from 31 copies of 1-bit ALU, A-34
 - illustrated, A-35
 - ripple carry adder, A-29
 - with 32 1-bit ALUs, A-30
- 7090/7094 hardware, OL3.12-7
- A**
- AArch32, 73
- AArch64, 73
- Absolute references, 131
- Abstractions
 - hardware/software interface, 22
 - principle, 22
 - to simplify design, 11
- Accumulator architectures, OL2.22-2
- Acronyms, 9
- Active matrix, 18
- ADD (add), 64
- ADDI (add immediate), 64
- ADDIS (add immediate and set flags), 64
- Addition, 188–191. *See also* Arithmetic
 - binary, 188–189
 - floating-point, 212–215, 220
 - operands, 189
 - significands, 211
 - speed, 191
- Address interleaving, 395
- Address select logic, C-24, C-25
- Address space, 442, 445
 - extending, 493
 - flat, 493
 - ID (ASID), 460
 - inadequate, OL5.17-6
 - shared, 533–534
 - single physical, 533–534
 - virtual, 460
- Address translation
 - for ARM cortex-A8, 483
 - defined, 443
 - fast, 452–454
 - for Intel core i7, 483
 - TLB for, 452–454
- Address-control lines, C-26
- Addresses
 - base, 69
 - byte, 70
 - defined, 69
 - memory, 79
 - virtual, 442, 462, 463
- Addressing
 - base, 120
 - in branches, 117–120
 - displacement, 120
 - immediate, 120
 - LEGv8 modes, 120–121
 - PC-relative, 118, 120
 - register, 120
 - x86 modes, 158
- Addressing modes
 - desktop architectures, D-6
- ADDS (add and set flags), 64, 164
- addu (Add Unsigned), 64
- Advanced Encryption Standard (AES)
 - encryption, 488
- Advanced Vector Extensions (AVX), 232, 240
- AGP, B-9
- Algol-60, OL2.22-7
- Aliasing, 458, 459
- Alignment restriction, 71
- All-pairs N-body algorithm, B-65
- Alpha architecture
 - bit count instructions, D-29
 - floating-point instructions, D-28
 - instructions, D-27–29
 - no divide, D-28
 - PAL code, D-28
 - unaligned load-store, D-28
 - VAX floating-point formats, D-29
- ALU control, 271–273. *See also*
 - Arithmetic logic unit (ALU)
 - bits, 272
 - logic, C-6
 - mapping to gates, C-4–6
 - truth tables, C-5
- ALU control block, 275
 - defined, C-4
 - generating ALU control bits, C-6
- ALUOp, 272, C-6
 - bits, 272, 273
 - control signal, 275
- Amazon Web Services (AWS), 439
- AMD Opteron X4 (Barcelona), 559, 560
- AMD64, 155, 156, 232, OL2.22-6
- Amdahl's law, 415, 519
 - corollary, 49
 - defined, 49
 - fallacy, 572
- and (AND), 64
- AND gates, A-12, C-7
- AND operation, 91
- AND operation, A-6
- andi (And Immediate), 65
- Annual failure rate (AFR), 432
 - versus*.MTTF of disks, 433–434
- Antidependence, 348
- Antifuse, A-77
- Apple computer, OL1.12-7
- Apple iPad 2 A1395, 20
 - logic board of, 20
 - processor integrated circuit of, 21
- Application binary interface (ABI), 22
- Application programming interfaces (APIs)
 - defined, B-4
 - graphics, B-14

- Architectural registers, 358
 - Arithmetic, 186–248
 - addition, 188–191
 - addition and subtraction, 188–191
 - division, 197–204
 - fallacies and pitfalls, 242–245
 - floating-point, 205–230
 - historical perspective, 248
 - multiplication, 191–197
 - parallelism and, 230–232
 - Streaming SIMD Extensions and
 - advanced vector extensions in x86, 232–233
 - subtraction, 188–191
 - subword parallelism, 230–232
 - subword parallelism and matrix multiply, 238–242
 - Arithmetic instructions. *See also* Instructions
 - desktop RISC, D-11
 - embedded RISC, D-14
 - logical, 263
 - operands, 67–74
 - Arithmetic intensity, 557
 - Arithmetic logic unit (ALU). *See also* ALU control; Control units
 - 1-bit, A-26–29
 - 64-bit, A-29–37
 - before forwarding, 321
 - branch datapath, 266
 - hardware, 190
 - memory-reference instruction use, 257
 - for register values, 264
 - R-format operations, 265
 - signed-immediate input, 323
 - ARM Cortex-A53, 256, 355–358
 - address translation for, 483
 - caches in, 484
 - data cache miss rates for, 485
 - memory hierarchies of, 482
 - performance of, 485–487
 - specification, 356
 - TLB hardware for, 483
 - ARM instructions, 152–154
 - 12-bit immediate field, 153
 - brief history, OL2.22-5
 - condition field, 334
 - unique, D-36–37
 - ARMv7, 62
 - ARMv8, 62, 163–169
 - common features between MIPS and, 152
 - ARPANET, OL1.12-10
 - Arrays, 429
 - logic elements, A-18–19
 - multiple dimension, 226
 - pointers *versus*, 146–150
 - procedures for setting to zero, 147
 - ASCII
 - binary numbers *versus*, 111
 - character representation, 110
 - defined, 110
 - symbols, 113
 - Assemblers, 129–131
 - defined, 14
 - function, 129
 - microcode, C-30
 - number acceptance, 130
 - object file, 130
 - Assembly language, 15
 - defined, 14, 129
 - floating-point, 221
 - illustrated, 15
 - LEGv8, 64, 86
 - programs, 129
 - translating into machine language, 86
 - Asserted signals, 262, A-4
 - Associativity
 - in caches, 419
 - degree, increasing, 418, 466
 - increasing, 423
 - set, tag size *versus*, 423
 - Atomic compare and swap, 127
 - Atomic exchange, 126
 - Atomic fetch-and-increment, 127
 - Atomic memory operation, B-21
 - Attribute interpolation, B-43–44
 - Automobiles, computer application in, 4
 - Average memory access time (AMAT), 416
 - calculating, 416
- B**
- Bandwidth, 30
 - bisection, 551
 - external to DRAM, 412
 - memory, 394–395, 412
 - network, 549
 - Barrier synchronization, B-18
 - defined, B-20
 - for thread communication, B-34
 - Base addressing, 69, 120
 - Base registers, 70
 - Basic block, 96
 - Benchmarks, 554–556
 - defined, 46
 - Linpack, 554, OL3.12-4
 - multicores, 538–545
 - multiprocessor, 554–556
 - NAS parallel, 556
 - parallel, 555
 - PARSEC suite, 556
 - SPEC CPU, 46–48
 - SPEC power, 48–49
 - SPECrate, 554
 - Stream, 564
 - Biased notation, 82, 209
 - Big-endian byte order, 70
 - Binary numbers, 83
 - ASCII *versus*, 111
 - conversion to decimal numbers, 78
 - defined, 75
 - Bisection bandwidth, 551
 - Bit maps
 - defined, 18, 73
 - goal, 18
 - storing, 18
 - Bit-Interleaved Parity (RAID 3), OL5.11-5
 - Bits
 - ALUOp, 272, 273
 - defined, 14
 - dirty, 452
 - guard, 228
 - patterns, 228–229
 - reference, 450
 - rounding, 228
 - sign, 77
 - state, C-8
 - sticky, 228
 - valid, 397
 - Blocking assignment, A-24
 - Blocking factor, 428
 - Block-Interleaved Parity (RAID 4), OL5.11-5–5.11-6
 - Blocks
 - combinational, A-4
 - defined, 390
 - finding, 467
 - flexible placement, 416–418
 - least recently used (LRU), 423
 - locating in cache, 421–422
 - miss rate and, 405
 - multiword, mapping addresses to, 404
 - placement locations, 466
 - placement strategies, 418
 - replacement selection, 423

- replacement strategies, 468
- spatial locality exploitation, 405
- state, A-4
- valid data, 400
- Bonding, 28
- Boolean algebra, A-6
- Bounds check shortcut, 98
- Branch address, 168
- Branch datapath
 - ALU, 266
 - operations, 266
- Branch delay slots
- Branch instructions
 - pipeline impact, 329
- Branch not taken
 - assumption, 328–329
 - defined, 266
- Branch prediction
 - as control hazard solution, 295
 - buffers, 331, 333
 - defined, 294
 - dynamic, 295, 331–334
 - static, 345
- Branch predictors
 - accuracy, 333
 - correlation, 333
 - information from, 333
 - tournament, 334
- Branch register, 168
- Branch table, 169
- Branch taken
 - cost reduction, 330
 - defined, 266
- Branch target
 - addresses, 266
 - buffers, 333
- Branches. *See also* Conditional branches
 - addressing in, 117–120
 - compiler creation, 94
 - decision, moving up, 330
 - delayed, 295, 330–331, 295
 - ending, 96
 - execution in ID stage, 330
 - pipelined, 330
 - target address, 330
 - unconditional, 318
- Branch-on-zero instruction, 280
- B-type instruction format, 113
- Bubble Sort, 145
- Bubbles, 326
- Bus-based coherent multiprocessors,
 - OL6.15-7
- Buses, A-19
- Bytes
 - addressing, 70
 - order, 70
- C**
- C.mmp, OL6.15-4
- C language
 - assignment, compiling into LEGv8, 66
 - compiling, 150, OL2.15-2–2.15-3
 - compiling assignment with registers, 68
 - compiling while loops in, 95–96
 - sort algorithms, 146
 - translation hierarchy, 128
 - translation to LEGv8 assembly language, 66
 - variables, 106
- C++ language, OL2.15-27, OL2.22-8
- Cache blocking and matrix multiply, 488–491
- Cache coherence, 477–481
 - coherence, 477
 - consistency, 477
 - enforcement schemes, 479
 - implementation techniques, OL5.12-5–5.12-12
 - migration, 479
 - problem, 477, 478, 481
 - protocol example, OL5.12-12–5.12-16
 - protocols, 479
 - replication, 479
 - snooping protocol, 479–481
 - snoopy, OL5.12-16–5.12-17
 - state diagram, OL5.12-16
- Cache coherency protocol, OL5.12-12–5.12-16
 - finite-state transition diagram, OL5.12-15
 - functioning, OL5.12-14
 - mechanism, OL5.12-14
 - state diagram, OL5.12-16
 - states, OL5.12-13
 - write-back cache, OL5.12-15
- Cache controllers, 482
 - coherent cache implementation techniques, OL5.12-5–5.12-12
 - implementing, OL5.12-2
 - snoopy cache coherence, OL5.12-16–5.12-17
 - SystemVerilog, OL5.12-2
- Cache hits, 458
- Cache misses
 - block replacement on, 468
 - capacity, 470, 471
 - compulsory, 470
 - conflict, 470
 - defined, 406
 - direct-mapped cache, 418
 - fully associative cache, 420
 - handling, 406–407
 - memory-stall clock cycles, 413
 - reducing with flexible block placement, 416–418
 - set-associative cache, 419
 - steps, 407
 - in write-through cache, 407
- Cache performance, 412–431
 - calculating, 414
 - hit time and, 415–416
 - impact on processor performance, 414
- Cache-aware instructions, 496
- Caches, 397–412. *See also* Blocks
 - accessing, 400–403
 - in ARM cortex-A53, 484
 - associativity in, 419–420
 - bits in, 404
 - bits needed for, 404
 - contents illustration, 401
 - defined, 21, 397–398
 - direct-mapped, 398, 399, 404, 416
 - empty, 400–401
 - FSM for controlling, 472
 - fully associative, 417
 - GPU, B-38
 - inconsistent, 407
 - index, 402
 - in Intel Core i7, 484
 - Intrinsity FastMATH example, 409–412
 - locating blocks in, 421–422
 - locations, 399
 - multilevel, 412, 424
 - nonblocking, 483
 - physically addressed, 458, 459
 - physically indexed, 458
 - physically tagged, 458
 - primary, 424, 431
 - secondary, 424, 431
 - set-associative, 417
 - simulating, 491
 - size, 403
 - split, 411
 - summary, 411–412
 - tag field, 402
 - tags, OL5.12-3, OL5.12-11

- Caches (*Continued*)
 - virtual memory and TLB integration, 457–459
 - virtually addressed, 458
 - virtually indexed, 458
 - virtually tagged, 458
 - write-back, 408, 409, 469
 - write-through, 407, 409, 469
 - writes, 407–409
- Callee, 101, 103
- Caller, 101
- Capabilities, OL5.17-8
- Capacity misses, 470
- Carry lookahead, A-37–46
 - 4-bit ALUs using, A-43
 - adder, A-38
 - fast, with first level of abstraction, A-38–40
 - fast, with “infinite” hardware, A-38
 - fast, with second level of abstraction, A-40–45
 - plumbing analogy, A-41, A-42
 - ripple carry speed versus, A-45
 - summary, A-45–46
- Carry save adders, 197
- Cause register
- CDC 6600, OL1.12-7, OL4.16-3
- Cell phones, 7
- Central processor unit (CPU). *See also* Processors
 - classic performance equation, 36–40
 - defined, 19
 - execution time, 32, 33–34
 - performance, 33–35
 - system, time, 32
 - time, 413
 - time measurements, 33–34
 - user, time, 32
- Cg pixel shader program, B-15–17
- Characters
 - ASCII representation, 110
 - in Java, 113
- Chips, 19, 25, 26
 - manufacturing process, 26
- Classes
 - defined, OL2.15-15
 - packages, OL2.15-21
- Clear exclusive instruction (CLREX), 487
- Clock cycles
 - defined, 33
 - memory-stall, 413
 - number of registers and, 67
 - worst-case delay and, 283
- Clock cycles per instruction (CPI), 35, 293
 - one level of caching, 424
 - two levels of caching, 424
- Clock rate
 - defined, 33
 - frequency switched as function of, 41
 - power and, 40
- Clocking methodology, 261–263, A-47
 - edge-triggered, 261, A-47, A-72
 - level-sensitive, A-73, A-74–75
 - for predictability, 261
- Clocks, A-47–49
 - edge, A-47, A-49
 - in edge-triggered design, A-72
 - skew, A-73
 - specification, A-56
 - synchronous system, A-47–48
- Cloud computing, 549
 - defined, 7
- Cluster networking, 553–554, OL6.9-10
- Clusters, OL6.15-8–6.15-9
 - defined, 516, 546, OL6.15-8
 - isolation, 547
 - organization, 515
 - scientific computing on, OL6.15-8
- Cm*, OL6.15-4
- CMOS (complementary metal oxide semiconductor), 41
- Coarse-grained multithreading, 530
- Cobol, OL2.22-7
- Code generation, OL2.15-13
- Code motion, OL2.15-7
- Cold-start miss, 470
- Collision misses, 470
- Column major order, 427
- Combinational blocks, A-4
- Combinational control units, C-4–8
- Combinational elements, 260
- Combinational logic, 261, A-3, A-9–20
 - arrays, A-18–19
 - decoders, A-9
 - defined, A-5
 - don’t cares, A-17–18
 - multiplexors, A-10
 - ROMs, A-14–16
 - two-level, A-11–14
 - Verilog, A-23–26
- Commercial computer development, OL1.12-4–1.12-10
- Commit units
 - buffer, 350
 - defined, 350
 - in update control, 355
- Common case fast, 11
- Common subexpression elimination, OL2.15-6
- Communication, 23–24
 - overhead, reducing, 44–45
 - thread, B-34
- Compact code, OL2.22-4
- Compare and branch zero, 330
- Comparisons
 - constant operands in, 73
 - signed *versus* unsigned, 97
- Compilers, 129
 - branch creation, 95
 - brief history, OL2.22-8–2.22-9
 - conservative, OL2.15-7
 - defined, 14
 - front end, OL2.15-3
 - function, 14, 129
 - high-level optimizations, OL2.15-4
 - ILP exploitation, OL4.16-5
 - Just In Time (JIT), 137
 - optimization, 146, OL2.22-9
 - speculation, 344–345
 - structure, OL2.15-2
- Compiling
 - C assignment statements, 66
 - C language, 95, 150, OL2.15-2–2.15-3
 - floating-point programs, 222–225
 - if-then-else, 94
 - in Java, OL2.15-19
 - procedures, 102, 104–105
 - recursive procedures, 104–105
 - while loops, 95–96
- Compressed sparse row (CSR) matrix, B-55, B-56
- Compulsory misses, 470, 471
- Computer architects, 11–12
 - abstraction to simplify design, 11
 - common case fast, 11
 - dependability via redundancy, 12
 - hierarchy of memories, 12
 - Moore’s law, 11
 - parallelism, 12
 - pipelining, 12
 - prediction, 12

- Computers
 - application classes, traditional, 5–6
 - applications, 4
 - arithmetic for, 186–248
 - characteristics, OL1.12-12
 - commercial development, OL1.12-4–1.12-10
 - component organization, 17
 - components, 17, 177
 - design measure, 53
 - desktop, 5
 - embedded, 5
 - first, OL1.12-2–1.12-4
 - in information revolution, 4
 - instruction representation, 82–89
 - performance measurement, OL1.12-10
 - post-PC era, 6–7
 - principles, 86
 - servers, 5
 - Condition codes/flags, 97
 - Conditional branches
 - changing program counter with, 333
 - compiling if-then-else into, 94
 - defined, 93
 - desktop RISC, D-16
 - embedded RISC, D-16
 - implementation, 99
 - in loops, 119
 - PA-RISC, D-34, D-35
 - PC-relative addressing, 118
 - RISC, D-10–16
 - SPARC, D-10–12
 - Conditional move instructions, 334
 - Conflict misses, 470
 - Constant memory, B-40
 - Constant operands, 73–74
 - frequent occurrence, 73
 - Content Addressable Memory (CAM), 422
 - Context switch, 460
 - Control
 - ALU, 271–273
 - challenge, 336
 - finishing, 281
 - forwarding, 320
 - FSM, C-8–21
 - implementation, optimizing, C-27–28
 - mapping to hardware, C-2–32
 - memory, C-26
 - organizing, to reduce logic, C-31–32
 - pipelined, 311–315
 - Control flow graphs, OL2.15-9–2.15-10
 - illustrated examples, OL2.15-9, OL2.15-10
 - Control functions
 - ALU, mapping to gates, C-4–6
 - defining, 276
 - PLA, implementation, C-7, C-20–21
 - ROM, encoding, C-18–19
 - for single-cycle implementation, 281
 - Control hazards, 292–295, 328–329
 - branch delay reduction, 330
 - branch not taken assumption, 328
 - branch prediction as solution, 295
 - delayed decision approach, 295
 - dynamic branch prediction, 331
 - logic implementation in Verilog, OL4.13-8
 - pipeline stalls as solution, 293
 - pipeline summary, 335–336
 - simplicity, 328
 - solutions, 293
 - static multiple-issue processors and, 345–346
 - Control lines
 - asserted, 276
 - in datapath, 275
 - execution/address calculation, 312
 - final three stages, 314
 - instruction decode/register file read, 312
 - instruction fetch, 312
 - memory access, 312
 - setting of, 276
 - values, 312
 - write-back, 312
 - Control signals
 - ALUOp, 275
 - defined, 262
 - effect of, 276
 - multi-bit, 276
 - pipelined datapaths with, 311–315
 - truth tables, C-14
 - Control units, 259. *See also* Arithmetic logic unit (ALU)
 - address select logic, C-24, C-25
 - combinational, implementing, C-4–8
 - with explicit counter, C-23
 - illustrated, 277
 - logic equations, C-11
 - main, designing, 273–276
 - as microcode, C-28
 - MIPS, C-10
 - next-state outputs, C-10, C-12–13
 - output, 271–273, C-10
 - Cooperative thread arrays (CTAs), B-30
 - Coprocessors
 - defined, 226
 - Core LEGv8 instruction set, 248. *See also* Million instructions per second (MIPS)
 - abstract view, 258
 - desktop RISC, D-9–11
 - implementation, 256–260
 - implementation illustration, 259
 - overview, 257–260
 - subset, 256
 - Cores
 - defined, 43
 - number per chip, 43
 - Correlation predictor, 333
 - Cosmic Cube, OL6.15-7
 - CPU, 9
 - Cray computers, OL3.12-5–3.12-6
 - Critical word first, 406
 - Crossbar networks, 551
 - CTSS (Compatible Time-Sharing System), OL5.17-4
 - CUDA programming environment, 539, B-5
 - barrier synchronization, B-18, B-34
 - development, B-17, B-18
 - hierarchy of thread groups, B-18
 - kernels, B-19, B-24
 - key abstractions, B-18
 - paradigm, B-19–22
 - parallel plus-scan template, B-61
 - per-block shared memory, B-58
 - plus-reduction implementation, B-63
 - programs, B-6, B-24
 - scalable parallel programming with, B-17–22
 - shared memories, B-18
 - threads, B-36
 - Cyclic redundancy check, 437
 - Cylinder, 396
- ## D
- D flip-flops, A-50, A-52
 - D latches, A-50, A-51
 - Data bits, 435
 - Data flow analysis, OL2.15-11
 - Data hazards, 289–292, 316–328.
 - See also* Hazards
 - forwarding, 289, 316–328
 - load-use, 290, 329
 - stalls and, 324–328
 - Data parallel problem decomposition, B-17, B-18

- Data race, 125
- Data selectors, 258
- Data transfer instructions.
 - See also* Instructions
 - defined, 68, 69
 - load, 69
 - offset, 70
 - store, 71–72
- Datacenters, 7
- Data-level parallelism, 524
- Datapath elements
 - defined, 263
 - sharing, 268
- Datapaths
 - branch, 266
 - building, 263–271
 - control signal truth tables, C-14
 - control unit, 277
 - defined, 19
 - design, 263
 - exception handling, 339
 - for fetching instructions, 265
 - for hazard resolution via forwarding, 323
 - for LEGv8 architecture, 269
 - for memory instructions, 267
 - in operation for branch-on-zero instruction, 280
 - in operation for load instruction, 279
 - in operation for R-type instruction, 277, 278
 - operation of, 276–280
 - pipelined, 297–315
 - for R-type instructions, 278, 276–277
 - single, creating, 267
 - single-cycle, 296
 - static two-issue, 347
- Deasserted signals, 262, A-4
- DEC PDP-8, OL2.22-3
- Decimal numbers
 - binary number conversion to, 78
 - defined, 75
- Decision-making instructions, 93–99
- Decoders, A-9
 - two-level, A-64
- Decoding machine language, 121–125
- Defect, 26
- Delayed branches, 295. *See also* Branches
 - as control hazard solution, 295
 - embedded RISCs and, D-23
 - for five-stage pipelines, 323–324
 - reducing, 330
- Delayed decision, 295
- DeMorgan's theorems, A-11
- Denormalized numbers, 230
- Dependability via redundancy, 12
- Dependable memory hierarchy, 432–437
 - failure, defining, 432
- Dependences
 - between pipeline registers, 319
 - between pipeline registers and ALU inputs, 319
 - bubble insertion and, 326
 - detection, 318
 - name, 348
 - sequence, 316
- Design
 - compromises and, 85
 - datapath, 263
 - digital, 366
 - logic, 260–263, B-1–79
 - main control unit, 273–276
 - memory hierarchy, challenges, 472
 - pipelining instruction sets, 288
- Desktop and server RISCs. *See also* Reduced instruction set computer (RISC) architectures
 - addressing modes, D-6
 - architecture summary, D-4
 - arithmetic/logical instructions, D-11
 - conditional branches, D-16
 - constant extension summary, D-9
 - control instructions, D-11
 - conventions equivalent to MIPS core, D-12
 - data transfer instructions, D-10
 - features added to, D-45
 - floating-point instructions, D-12
 - instruction formats, D-7
 - multimedia extensions, D-16–18
 - multimedia support, D-18
 - types of, D-3
- Desktop computers, defined, 5
- Device driver, OL6.9-5
- DGEMM (Double precision General Matrix Multiply), 238, 363, 365, 427, 553
 - cache blocked version of, 429
 - optimized C version of, 241, 363, 489
 - performance, 365, 430
- Dicing, 27
- Dies, 26, 26–27
- Digital design pipeline, 366
- Digital signal-processing (DSP) extensions, D-19
- DIMMs (dual inline memory modules), OL5.17-5
- Direct Data IO (DDIO), OL6.9-6
- Direct memory access (DMA), OL6.9-4
- Direct3D, B-13
- Direct-mapped caches. *See also* Caches
 - address portions, 421
 - choice of, 422
 - defined, 398, 416
 - illustrated, 399
 - memory block location, 417
 - misses, 419
 - single comparator, 421
 - total number of bits, 404
- Dirty bit, 452
- Dirty pages
- Disk memory, 395–397
- Displacement addressing, 120
- Distributed Block-Interleaved Parity (RAID 5), OL5.11-6
- Divide algorithm, 200
- Dividend, 198
- Division, 197–203
 - algorithm, 199
 - dividend, 198
 - divisor, 198
- Divisor, 198
- divu (Divide Unsigned). *See also* Arithmetic
 - faster, 202–203
 - floating-point, 220
 - hardware, 198–201
 - hardware, improved version, 201
 - in LEGv8, 203
 - operands, 198
 - quotient, 198
 - remainder, 198
 - signed, 201–202
 - SRT, 203
- Don't cares, A-17–18
 - example, A-17–18
 - term, 273
- Double data rate (DDR), 393
- Double Data Rate (DDR) SDRAM, 393–394, A-64
- Double precision. *See also* Single precision
 - defined, 207
 - FMA, B-45–46
 - GPU, B-45–46, B-74
 - representation, 206–207
- Doubleword, 66, 158
- Dual inline memory modules (DIMMs), 395
- Dynamic branch prediction, 331–334.
 - See also* Control hazards
 - branch prediction buffer, 331
 - loops and, 333

Dynamic hardware predictors, 295

Dynamic multiple-issue processors, 343, 349–352. *See also* Multiple issue pipeline scheduling, 350–352 superscalar, 349

Dynamic pipeline scheduling, 350–352

- commit unit, 350
- concept, 350
- hardware-based speculation, 352
- primary units, 351
- reorder buffer, 355
- reservation station, 350

Dynamic random access memory (DRAM), 392, 393–395, A-62–64

- bandwidth external to, 412
- cost, 23
- defined, 19, A-62
- DIMM, OL5.17-5
- Double Data Rate (DDR), 393–394
- early board, OL5.17-4
- GPU, B-37–38
- growth of capacity, 25
- history, OL5.17-2
- internal organization of, 394
- pass transistor, A-62
- SIMM, OL5.17-5, OL5.17-6
- single-transistor, A-63
- size, 412
- speed, 23
- synchronous (SDRAM), 393–394, A-59, A-64
- two-level decoder, A-64

Dynamically linked libraries (DLLs), 134–136

- defined, 134
- lazy procedure linkage version, 135

E

Early restart, 406

Edge-triggered clocking methodology, 261, 262, A-47, A-72

- advantage, A-48
- clocks, A-72
- drawbacks, A-73
- illustrated, A-49
- rising edge/falling edge, A-47

EDSAC (Electronic Delay Storage Automatic Calculator), OL1.12-3, OL5.17-2

Eispack, OL3.12-4

Electrically erasable programmable read-only memory (EEPROM), 395

Elements

- combinational, 260
- datapath, 263, 268
- memory, A-49–57
- state, 260, 262, 264, A-47, A-49

Embedded computers, 5

- application requirements, 6
- design, 5
- growth, OL1.12-12

Embedded Microprocessor Benchmark Consortium (EEMBC), OL1.12-12

Embedded RISCs. *See also* Reduced instruction set computer (RISC)

- architectures
- addressing modes, D-6
- architecture summary, D-4
- arithmetic/logical instructions, D-14
- conditional branches, D-16
- constant extension summary, D-9
- control instructions, D-15
- data transfer instructions, D-13
- delayed branch and, D-23
- DSP extensions, D-19
- general purpose registers, D-5
- instruction conventions, D-15
- instruction formats, D-8
- multiply-accumulate approaches, D-19
- types of, D-4

Encoding

- defined, C-31
- LEGv8 instruction, 86, 122
- ROM control function, C-18–19
- ROM logic function, A-15
- x86 instruction, 161–162

ENIAC (Electronic Numerical Integrator and Calculator), OL1.12-2, OL1.12-3, OL5.17-2

EPIC, OL4.16-5

Error correction, A-64–66

Error Detecting and Correcting Code (RAID 2), OL5.11-5

Error detection, A-65

Error detection code, 434

Ethernet, 23

EX stage

- load instructions, 303
- overflow exception detection, 338, 341
- store instructions, 305

Exabyte, 6

Exception enable, 461

Exception link register (ELR), 337, 459, 461

- address capture, 340
- defined, 338
- in restart determination, 337

Exception program counters (EPCs), 326

- address capture, 331
- copying, 181
- defined, 181, 327
- in restart determination, 326–327
- transferring, 182

Exception Syndrome Register (ESR), 337, 461

Exceptions, 336–342

- association, 342
- datapath with controls for handling, 339
- defined, 207, 336
- detecting, 336
- event types and, 336
- imprecise, 342
- interrupts *versus*, 336
- in LEGv8 architecture, 337–338
- overflow, 339
- pipelined computer example, 339
- in pipelined implementation, 338–342
- precise, 342
- reasons for, 337–338
- result due to overflow in add instruction, 341
- saving/restoring stage on, 462

Executable files

- defined, 131

Execute or address calculation stage, 303

Execute/address calculation

- control line, 312
- load instruction, 303
- store instruction, 303

Execution time

- as valid performance measure, 51
- CPU, 32, 33–34
- pipelining and, 297

Explicit counters, C-23, C-26

Exponents, 206

Extended-register instructions, 164

F

Failures, synchronizer, A-76

Fallacies. *See also* Pitfalls

- add immediate unsigned, 227
- Amdahl's law, 572
- arithmetic, 242–245
- assembly language for performance, 169
- commercial binary compatibility importance, 170
- defined, 49
- GPUs, B-72–74, B-75

- Fallacies (*Continued*)
 - low utilization uses little power, 50
 - peak performance, 572
 - pipelining, 366
 - powerful instructions mean higher performance, 169
 - right shift, 242
 - False sharing, 480
 - Fast carry
 - with “infinite” hardware, A-38
 - with first level of abstraction, A-38–40
 - with second level of abstraction, A-40–45
 - Fast Fourier Transforms (FFT), B-53
 - Fault avoidance, 433
 - Fault forecasting, 433
 - Fault tolerance, 433
 - Fermi architecture, 539, 568
 - Field programmable devices (FPDs), A-77
 - Field programmable gate arrays (FPGAs), A-77
 - Fields
 - defined, 84
 - format, C-31
 - LEGv8, 84–86
 - names, 84
 - Files, register, 264, 269, A-49, A-53–55
 - Fine-grained multithreading, 530
 - Finite-state machines (FSMs), 472–477, A-66–71
 - control, C-8–22
 - controllers, 475
 - for multicycle control, C-9
 - for simple cache controller, 476–477
 - implementation, 474, A-69
 - Mealy, 475
 - Moore, 475
 - next-state function, 474, A-66
 - output function, A-66, A-68
 - state assignment, A-69
 - state register implementation, A-70
 - style of, 475
 - synchronous, A-66
 - SystemVerilog, OL5.12-7
 - traffic light example, A-67–69
 - Flash memory, 395
 - characteristics, 23
 - defined, 23
 - Flat address space, 493
 - Flip-flops
 - D flip-flops, A-50, A-52
 - defined, A-50
 - Floating point, 205–230, 232
 - assembly language, 221
 - backward step, OL3.12-4–3.12-5
 - binary to decimal conversion, 211
 - branch, 220
 - challenges, 246
 - diversity *versus* portability, OL3.12-3–3.12-4
 - division, 220
 - first dispute, OL3.12-2–3.12-3
 - form, 206
 - fused multiply add, 228
 - guard digits, 226–227
 - history, OL3.12-3
 - IEEE 754 standard, 207–211
 - intermediate calculations, 226
 - LEGv8 instruction frequency for, 248
 - LEGv8 instructions, 220–226
 - machine language, 221
 - operands, 221
 - overflow, 206
 - packed format, 232
 - precision, 243
 - procedure with two-dimensional matrices, 223–225
 - programs, compiling, 222–225
 - registers, 226
 - representation, 206–211
 - rounding, 226
 - sign and magnitude, 206
 - SSE2 architecture, 232, 233
 - subtraction, 220
 - underflow, 206
 - units, 227
 - in x86, 233
 - Floating vectors, OL3.12-3
 - Floating-point addition, 212–215
 - arithmetic unit block diagram, 216
 - binary, 213
 - illustrated, 214
 - instructions, 220
 - steps, 212
 - Floating-point arithmetic (GPUs), B-41–46
 - basic, B-42
 - double precision, B-45–46, B-74
 - performance, B-44
 - specialized, B-42–44
 - supported formats, B-42
 - texture operations, B-44
 - Floating-point instructions
 - desktop RISC, D-12
 - SPARC, D-31
 - Floating-point multiplication, 215–219
 - binary, 219
 - illustrated, 218
 - instructions, 220
 - significands, 215
 - steps, 215, 217
 - Flow-sensitive information, OL2.15-15
 - Flushing instructions, 329, 330
 - exceptions and, 340
 - For loops, 147, OL2.15-26
 - inner, OL2.15-24
 - SIMD and, OL6.15-2
 - Format fields, C-31
 - Fortran, OL2.22-7
 - Forwarding, 316–328
 - ALU before, 321
 - control, 320
 - datapath for hazard resolution, 323
 - defined, 289
 - functioning, 317
 - graphical representation, 290
 - illustrations, OL4.13-26
 - multiple results and, 292
 - multiplexors, 322
 - pipeline registers before, 321
 - with two instructions, 289–290
 - Verilog implementation, OL4.13-2–4.13-4
 - Fractions, 206, 207
 - Frame buffer, 18
 - Frame pointers, 106
 - Front end, OL2.15-3
 - Fully associative caches. *See also* Caches
 - block replacement strategies, 468–469
 - choice of, 422
 - defined, 417
 - memory block location, 417
 - misses, 420
 - Fully connected networks, 551
 - Fused-multiply-add (FMA) operation, 228, B-45–46
- ## G
- Galois/Counter Mode (GCM)
 - encryption, 488
 - Game consoles, B-9

Gates, A-3, A-8
 AND, A-12, C-7
 delays, A-45–46
 mapping ALU control function to, C-4–6
 NAND, A-8
 NOR, A-8, A-49
 Gather-scatter, 527, 568
 General Purpose GPUs (GPGPUs), B-5
 General-purpose registers, 154
 architectures, OL2.22-3
 embedded RISCs, D-5
 Generate
 defined, A-39
 example, A-44
 super, A-40
 Gigabyte, 6
 Global common subexpression
 elimination, OL2.15-6
 Global memory, B-21, B-39
 Global miss rates, 430
 Global optimization, OL2.15-5
 code, OL2.15-7
 implementing, OL2.15-8–2.15-11
 Global pointers, 106
 GPU computing. *See also* Graphics processing units (GPUs)
 defined, B-5
 visual applications, B-6
 GPU system architectures, B-7–12
 graphics logical pipeline, B-10
 heterogeneous, B-7–9
 implications for, B-24
 interfaces and drivers, B-9
 unified, B-10–12
 Graph coloring, OL2.15-12
 Graphics displays
 computer hardware support, 18
 LCD, 18
 Graphics logical pipeline, B-10
 Graphics processing units (GPUs), 538–543. *See also* GPU computing
 as accelerators, 538
 attribute interpolation, B-43–44
 defined, 46, 522, B-3
 evolution, B-5
 fallacies and pitfalls, B-72–75
 floating-point arithmetic, B-17, B-41–46, B-74
 GeForce 8-series generation, B-5
 general computation, B-73–74

General Purpose (GPGPUs), B-5
 graphics mode, B-6
 graphics trends, B-4
 history, B-3–4
 logical graphics pipeline, B-13–14
 mapping applications to, B-55–72
 memory, 538
 multilevel caches and, 538
 N-body applications, B-65–72
 NVIDIA architecture, 539–541
 parallel memory system, B-36–41
 parallelism, 539, B-76
 performance doubling, B-4
 perspective, 543–545
 programming, B-12–24
 programming interfaces to, B-17
 real-time graphics, B-13
 summary, B-76
 Graphics shader programs, B-14–15
 Gresham's Law, 248, OL3.12-2
 Grid computing, 549
 Grids, B-19
 GTX, 280, 564–569
 Guard digits
 defined, 226
 rounding with, 227

H

Half precision, B-42
 Halfwords, 114
 Hamming, Richard, 434
 Hamming distance, 434
 Hamming Error Correction Code (ECC), 434–435
 calculating, 434–435
 Hard disks
 access times, 23
 defined, 23
 Hardware
 as hierarchical layer, 13
 language of, 14–16
 operations, 63–67
 supporting procedures in, 100–110
 synthesis, A-21
 translating microprograms to, C-28–32
 virtualizable, 440
 Hardware description languages. *See also* Verilog
 defined, A-20
 using, A-20–26
 VHDL, A-20–21

Hardware multithreading, 530–533
 coarse-grained, 530
 options, 531
 simultaneous, 531
 Hardware-based speculation, 352
 Harvard architecture, OL1.12-4
 Hazard detection units, 324
 functions, 324
 pipeline connections for, 327
 Hazards. *See also* Pipelining
 control, 292–293, 328–336
 data, 289, 316–328
 forwarding and, 323
 structural, 288–289, 305
 Heap
 allocating space on, 107–110
 defined, 107
 Heterogeneous systems, B-4–5
 architecture, B-7–9
 defined, B-3
 Hexadecimal numbers, 83
 binary number conversion to, 83, 84
 Hierarchy of memories, 12
 High-level languages, 14–16
 benefits, 16
 computer architectures, OL2.22-5
 importance, 16
 High-level optimizations, OL2.15-4–2.15-5
 Hit rate, 390
 Hit time
 cache performance and, 415–416
 defined, 390
 Hit under miss, 483
 Hold time, A-53
 Horizontal microcode, C-32
 Hot-swapping, OL5.11-7
 Human genome project, 4

I

I/O, OL6.9-2, OL6.9-3
 on system performance, OL5.11-2
 I/O benchmarks. *See* Benchmarks
 IBM 360/85, OL5.17-7
 IBM 701, OL1.12-5
 IBM 7030, OL4.16-2
 IBM ALOG, OL3.12-7
 IBM Blue Gene, OL6.15-9–6.15-10
 IBM Personal Computer, OL1.12-7, OL2.22-6

- IBM System/360 computers, OL1.12-6, OL3.12-6, OL4.16-2
- IBM z/VM, OL5.17-8
- ID stage
 - branch execution in, 330, 331
 - load instructions, 303
 - store instruction in, 302
- IEEE 754 floating-point standard, 207–211, 208, OL3.12-8–3.12-10. *See also* Floating point
 - first chips, OL3.12-8–3.12-9
 - in GPU arithmetic, B-42–43
 - implementation, OL3.12-10
 - rounding modes, 227
 - today, OL3.12-10
- If statements, 118
- I-format, 87
- If-then-else, 94
- Immediate addressing, 120
- Immediate instructions, 73
- Imprecise interrupts, 342, OL4.16-4
- Index-out-of-bounds check, 98
- Induction variable elimination, OL2.15-7
- Inheritance, OL2.15-15
- In-order commit, 351
- Input devices, 16
- Inputs, 273
- Instances, OL2.15-15
- Instruction count, 36, 38
- Instruction decode/register file read stage
 - control line, 311–312
 - load instruction, 300
 - store instruction, 305
- Instruction execution illustrations, OL4.13-16–4.13-17
 - clock cycle 9, OL4.13-24
 - clock cycles 1 and 2, OL4.13-21
 - clock cycles 3 and 4, OL4.13-22
 - clock cycles 5 and 6, OL4.13-23
 - clock cycles 7 and 8, OL4.13-24
 - examples, OL4.13-20–4.13-25
 - forwarding, OL4.13-26–4.13-31
 - no hazard, OL4.13-17
 - pipelines with stalls and forwarding, OL4.13-26, OL4.13-20
- Instruction fetch stage
 - control line, 312
 - load instruction, 300
 - store instruction, 305
- Instruction formats, 161
 - ARMv7, 151
 - defined, 83
 - desktop/server RISC architectures, D-7
 - embedded RISC architectures, D-8
 - I-type, 85
 - LEGv8, 151
 - MIPS, 151
 - R-type, 85, 273
 - x86, 161
- Instruction latency, 367
- Instruction mix, 39, OL1.12-10
- Instruction set architecture
 - ARM, 152–154
 - branch address calculation, 266
 - defined, 22, 52
 - history, 173–174
 - maintaining, 52
 - protection and, 441
 - thread, B-31–34
 - virtual machine support, 440–441
- Instruction sets, B-49
 - ARMv8, 171
 - design for pipelining, 228
 - LEGv8, 247
 - MIPS-32, 151
 - x86 growth, 170
- Instruction-level parallelism (ILP), 365. *See also* Parallelism
 - compiler exploitation, OL4.16-5–4.16-6
 - defined, 43, 344
 - exploitation, increasing, 354
 - and matrix multiply, 363–365
- Instructions, 60–174, D-25–27, D-40–42. *See also* Arithmetic instructions; Million instructions per second (MIPS); Operands
 - add immediate, 73
 - addition, 190
 - Alpha, D-27–29
 - arithmetic-logical, 263
 - ARM, 152–154, D-36–37
 - assembly, 66
 - basic block, 96
 - cache-aware, 496
 - conditional branch, 93, 94
 - conditional move, 334
 - core, 246
 - data transfer, 68
 - decision-making, 93–99
 - defined, 14, 62
 - desktop RISC conventions, D-12
 - as electronic signals, 82
 - embedded RISC conventions, D-15
 - encoding, 86
 - fetching, 265
 - fields, 83
 - floating-point (x86), 232, 233
 - floating-point, 220–221
 - flushing, 329, 330, 340
 - immediate, 73
 - introduction to, 62–63
 - jump
 - left-to-right flow, 298
 - load, 69
 - logical operations, 90–93
 - M32R, D-40
 - memory access, B-33–34
 - memory-reference, 257
 - multiplication, 197
 - nop, 325–326
 - PA-RISC, D-34–36
 - performance, 35–36
 - pipeline sequence, 325
 - PowerPC, D-12–13, D-32–34
 - PTX, B-31, B-32
 - representation in computer, 82–89
 - restartable, 462
 - resuming
 - R-type, 263, 268
 - SPARC, D-29–32
 - store, 72
 - store exclusive register (STXR), 126
 - subtraction, 190
 - SuperH, D-39–40
 - thread, B-30–31
 - Thumb, D-38
 - vector, 524
 - as words, 62
 - x86, 154–159
- Instructions per clock cycle (IPC), 343
- Integrated circuits (ICs), 19. *See also* specific chips
 - cost, 27
 - defined, 25
 - manufacturing process, 26
 - very large-scale (VLSIs), 25
- Intel Core i7, 46–49, 256, 517, 564–569
 - address translation for, 483
 - architectural registers, 358
 - caches in, 484
 - memory hierarchies of, 482–487
 - microarchitecture, 358
 - performance of, 485–486
 - SPEC CPU benchmark, 46–48
 - SPEC power benchmark, 48–49
 - TLB hardware for, 483

Intel Core i7 920, 358–360
 microarchitecture, 358
 Intel Core i7 960
 benchmarking and rooflines of, 564–569
 Intel Core i7 Pipelines, 354, 358–360
 memory components, 359
 performance, 361–362
 program performance, 362
 specification, 356
 Intel IA-64 architecture, OL2.22-3
 Intel Paragon, OL6.15-8
 Intel Threading Building Blocks, B-60
 Intel x86 microprocessors
 clock rate and power for, 40
 Interference graphs, OL2.15-12
 Interleaving, 412
 Interprocedural analysis, OL2.15-14
 Interrupt enable, 461
 Interrupt-driven I/O, OL6.9-4
 Interrupts
 defined, 207, 336
 event types and, 336
 exceptions *versus*, 336
 imprecise, 342, OL4.16-4
 precise, 342
 vectored, 337
 Intrinsity FastMATH processor, 409–412
 caches, 410
 data miss rates, 411, 421
 read processing, 456
 TLB, 454–457
 write-through processing, 456
 Inverted page tables, 451
 Issue packets, 345

J

Java
 bytecode, 136
 bytecode architecture, OL2.15-17
 characters in, 113–115
 compiling in, OL2.15-19–2.15-20
 goals, 136
 interpreting, 136, 150, OL2.15-15
 keywords, OL2.15-21
 method invocation in, OL2.15-21
 pointers, OL2.15-26
 primitive types, OL2.15-26
 programs, starting, 136–137
 reference types, OL2.15-26
 sort algorithms, 146

strings in, 113–115
 translation hierarchy, 136
 while loop compilation in, OL2.15-18–2.15-19
 Java Virtual Machine (JVM), 150, OL2.15-16
 Jump instructions, 254, D-26
 branch instruction *versus*, 270
 control and datapath for, 271
 implementing, 270
 instruction format, 270
 Just In Time (JIT) compilers, 137, 576

K

Karnaugh maps, A-18
 Kernel mode, 459
 Kernels
 CUDA, B-19, B-24
 defined, B-19
 Kilobyte, 6

L

LAPACK, 243
 Large-scale multiprocessors, OL6.15-7, OL6.15-9–6.15-10
 Latches
 D latch, A-50, A-51
 defined, A-50
 Latency
 instruction, 367
 memory, B-74–75
 pipeline, 297
 use, 346
 LDUR (load register), 64
 LDURB (load byte), 64
 LDURH (load half), 64
 LDURSW (load signed word), 64
 LDXR (load exclusive register), 64, 122
 Leaf procedures. *See also* Procedures
 defined, 104
 example, 113
 Least recently used (LRU)
 as block replacement strategy, 468–469
 defined, 423
 pages, 448
 Least significant bits
 defined, 75
 SPARC, D-31
 Left-to-right instruction flow, 298–299
 LEGv8, 62, 64, 86

architecture, 204
 arithmetic core, 246
 arithmetic instructions, 63
 arithmetic/logical instructions not in, D-21, D-23
 assembly instruction, mapping, 82–83
 common extensions to, D-20–25
 compiling C assignment statements into, 66
 compiling complex C assignment into, 66
 control instructions not in, D-21
 control registers, 461
 control unit, C-10
 data transfer instructions not in, D-20, D-22
 divide in, 203
 exceptions in, 337–338
 fields, 84–85
 floating-point instructions not in, D-22
 floating-point instructions, 220–221
 instruction classes, 173
 instruction encoding, 86, 122
 instruction formats, 124, 151
 instruction set, 62, 171, 246, 247, 256–260, D-9–10
 machine language, 88
 memory addresses, 71
 memory allocation for program and data, 108
 multiply in, 197
 operands, 64
 Pseudo, 246
 register conventions, 109
 static multiple issue with, 345–347
 Level-sensitive clocking, A-73, A-74–75
 defined, A-73
 two-phase, A-74
 Link, OL6.9-2
 Linkers, 131–134
 defined, 131
 executable files, 131
 steps, 131
 using, 131–134
 Linking object files, 132–134
 Linpack, 554, OL3.12-4
 Liquid crystal displays (LCDs), 18
 LISP, SPARC support, D-30
 Live range, OL2.15-11
 Livermore Loops, OL1.12-11

- Load balancing, 521–522
 - Load byte, 167
 - Load halfword, 167
 - Load instructions. *See also* Store instructions
 - access, B-41
 - base register, 274
 - compiling with, 71–72
 - datapath in operation for, 279
 - defined, 69
 - EX stage, 303
 - halfword unsigned, 114
 - ID stage, 302
 - IF stage, 302
 - load byte unsigned, 79
 - load half, 114
 - MEM stage, 304
 - move wide with keep, 115
 - move wide with zeros, 115
 - pipelined datapath in, 307
 - signed, 79
 - unit for implementing, 267
 - unsigned, 79
 - WB stage, 304
 - Load register, 69, 72
 - Loaders, 134
 - Load-store architectures, OL2.22-3
 - Load-use data hazard, 290, 329
 - Load-use stalls, 329
 - Local area networks (LANs), 24. *See also* Networks
 - Local memory, B-21, B-40
 - Local miss rates, 430
 - Local optimization, OL2.15-5. *See also* Optimization
 - implementing, OL2.15-8
 - Locality
 - principle, 388
 - spatial, 388, 391
 - temporal, 388, 391
 - Lock synchronization, 125
 - Locks, 534
 - Logic
 - address select, C-24, C-25
 - ALU control, C-6
 - combinational, 262, A-5, A-9–20
 - components, 261
 - control unit equations, C-11
 - design, 260–263, B-1–79
 - equations, A-7
 - minimization, A-18
 - programmable array (PAL), A-77
 - sequential, A-5, A-55–57
 - two-level, A-11–14
 - Logical operations, 90–93
 - AND, 91
 - ARM, 154
 - desktop RISC, D-11
 - embedded RISC, D-14
 - EOR, 92
 - NOT, 91
 - OR, 91
 - shifts, 90
 - Long instruction word (LIW), OL4.16-5
 - Lookup tables (LUTs), A-78
 - Loop unrolling
 - defined, 348, OL2.15-4
 - for multiple-issue pipelines, 348
 - register renaming and, 348
 - Loops, 95–96
 - conditional branches in, 118
 - for, 147
 - prediction and, 333–334
 - test, 147, 148
 - while, compiling, 95–96
- M**
- M32R, D-15, D-40
 - Machine code, 83
 - Machine instructions, 83
 - Machine language, 15
 - branch offset in, 119
 - decoding, 121–124
 - defined, 14, 83
 - floating-point, 221
 - illustrated, 15
 - LEGv8, 88
 - SRAM, 21
 - translating MIPS assembly language into, 86
 - Main memory, 442. *See also* Memory
 - defined, 23
 - page tables, 451
 - physical addresses, 442
 - Mapping applications, B-55–72
 - Mark computers, OL1.12-14
 - Matrix multiply, 238–242, 569–571
 - Mealy machine, 475, A-67, A-70, A-71
 - Mean time to failure (MTTF), 432
 - improving, 433
 - versus* AFR of disks, 433–434
 - Media Access Control (MAC) address, OL6.9-7
 - Megabyte, 6
 - Memory
 - addresses, 79
 - affinity, 562
 - atomic, B-21
 - bandwidth, 394–395, 411
 - cache, 21, 397–412, 412–431
 - CAM, 422
 - constant, B-40
 - control, C-26
 - defined, 19
 - DRAM, 19, 393–394, A-62–64
 - flash, 23
 - global, B-21, B-39
 - GPU, 538
 - instructions, datapath for, 267
 - local, B-21, B-40
 - main, 23
 - nonvolatile, 22
 - operands, 68–69
 - parallel system, B-36–41
 - read-only (ROM), A-14–16
 - SDRAM, 393–394
 - secondary, 23
 - shared, B-21, B-39–40
 - spaces, B-39
 - SRAM, A-57–61
 - stalls, 414
 - technologies for building, 24–28
 - texture, B-40
 - virtual, 441–465
 - volatile, 22
 - Memory access instructions, B-33–34
 - Memory access stage
 - control line, 313
 - load instruction, 303
 - store instruction, 303
 - Memory bandwidth, 565, 573
 - Memory consistency model, 481
 - Memory elements, A-49–57
 - clocked, A-50
 - D flip-flop, A-50, A-52
 - D latch, A-51
 - DRAMs, A-62–66
 - flip-flop, A-50
 - hold time, A-53
 - latch, A-50
 - setup time, A-52, A-53
 - SRAMs, A-57–61
 - unlocked, A-50
 - Memory hierarchies, 559
 - of ARM cortex-A8, 482–487

- block (or line), 390
- cache performance, 412–431
- caches, 397–431
- common framework, 465–472
- defined, 389
- design challenges, 472
- development, OL5.17-6–5.17-8
- exploiting, 386–513
- of Intel Core i7, 482–487
- level pairs, 390
- multiple levels, 389
- overall operation of, 457–458
- parallelism and, 477–481, OL5.11-2
- pitfalls, 491–495
- program execution time and, 431
- quantitative design parameters, 466
- redundant arrays and inexpensive disks, 481
- reliance on, 390
- structure, 389
- structure diagram, 392
- variance, 431
- virtual memory, 441–465
- Memory rank, 395
- Memory technologies, 392–397
 - disk memory, 395–397
 - DRAM technology, 392, 393–395
 - flash memory, 395
 - SRAM technology, 392, 393
- Memory-mapped I/O, OL6.9-3
- Memory-stall clock cycles, 413
- Message passing
 - defined, 543
 - multiprocessors, 543–548
- Metastability, A-75
- Methods
 - defined, OL2.15-5
 - invoking in Java, OL2.15-20–2.15-21
- Microarchitectures, 358
 - Intel Core i7 920, 358
- Microcode
 - assembler, C-30
 - control unit as, C-28
 - defined, C-27
 - dispatch ROMs, C-30–31
 - horizontal, C-32
 - vertical, C-32
- Microinstructions, C-31
- Microprocessors
 - design shift, 517
 - multicore, 8, 43, 517
- Microprograms
 - as abstract control representation, C-30
 - field translation, C-29
 - translating to hardware, C-28–32
- Migration, 479
- Million instructions per second (MIPS), 51
- Minterms
 - defined, A-12, C-20
 - in PLA implementation, C-20
- MIP-map, B-44
- MIPS and ARMv8
 - common features between, 152
- MIPS-16
 - 16-bit instruction set, D-41–42
 - immediate fields, D-41
 - instructions, D-40–42
 - MIPS core instruction changes, D-42
 - PC-relative addressing, D-41
- MIPS-32 instruction set, 151
- MIPS-64 instructions, 151, D-25–27
 - conditional procedure call instructions, D-27
 - constant shift amount, D-25
 - jump/call not PC-relative, D-26
 - move to/from control registers, D-26
 - nonaligned data transfers, D-25
 - NOR, D-25
 - parallel single precision floating-point operations, D-27
 - reciprocal and reciprocal square root, D-27
 - SYSCALL, D-25
 - TLB instructions, D-26–27
- Mirroring, OL5.11-5
- Miss penalty
 - defined, 390
 - determination, 405–406
 - multilevel caches, reducing, 424
- Miss rates
 - block size *versus*, 406
 - data cache, 467
 - defined, 390
 - global, 430
 - improvement, 405–406
 - Intrinsity FastMATH processor, 411
 - local, 430
 - miss sources, 471
 - split cache, 411
- Miss under miss, 483
- MMX (MultiMedia eXtension), 232
- Moore machines, 475, A-67, A-70, A-71
- Moore's law, 11, 393, 538, OL6.9-2, B-72–73
- Most significant bit
 - 1-bit ALU for, A-33
 - defined, 75
- move (Move), 144
- MOVK (move wide with keep), 64, 115
- MOVZ (move wide with zero), 64, 115
- MS-DOS, OL5.17-11
- Multicore, 533–537
- Multicore multiprocessors, 8, 43
 - defined, 8, 517
- MULTICS (Multiplexed Information and Computing Service), OL5.17-9–5.17-10
- Multilevel caches. *See also* Caches
 - complications, 430
 - defined, 412, 430
 - miss penalty, reducing, 424
 - performance of, 424
 - summary, 431–432
- Multimedia extensions
 - desktop/server RISCs, D-16–18
 - as SIMD extensions to instruction sets, OL6.15-4
 - vector *versus*, 525–526
- Multiple dimension arrays, 226
- Multiple instruction multiple data (MIMD), 574
 - defined, 523, 524
 - first multiprocessor, OL6.15-4
- Multiple instruction single data (MISD), 523
- Multiple issue, 343–350
 - code scheduling, 347–348
 - dynamic, 343, 349–350
 - issue packets, 345
 - loop unrolling and, 348
 - processors, 343, 344
 - static, 343, 345–349
 - throughput and, 353
- Multiple processors, 569–571
- Multiple-clock-cycle pipeline diagrams, 308
 - five instructions, 309
 - illustrated, 309
- Multiplexors, A-10
 - controls, 473
 - in datapath, 275
 - defined, 258
 - forwarding, control values, 322
 - selector control, 271
 - two-input, A-10

- Multiplicand, 192
 - Multiplication, 191–197. *See also*
 - Arithmetic
 - fast, hardware, 196
 - faster, 196–197
 - first algorithm, 194
 - floating-point, 215–217
 - hardware, 192–194
 - instructions, 197
 - in MIPS, 197
 - multiplicand, 197
 - multiplier, 197
 - operands, 197
 - product, 197
 - sequential version, 192–194
 - signed, 196
 - Multiplier, 192
 - Multiply algorithm, 195
 - Multiply-add (MAD), B-42
 - Multiprocessors
 - benchmarks, 554–556
 - bus-based coherent, OL6.15-7
 - defined, 516
 - historical perspective, 577
 - large-scale, OL6.15-7–6.15-8, OL6.15-9–6.15-10
 - message-passing, 545–550
 - multithreaded architecture, B-26–27, B-35–36
 - organization, 515, 545
 - for performance, 573
 - shared memory, 517, 533–537
 - software, 517
 - TFLOPS, OL6.15-6
 - UMA, 534
 - Multistage networks, 551
 - Multithreaded multiprocessor
 - architecture, B-25–36
 - conclusion, B-36
 - ISA, B-31–34
 - massive multithreading, B-25–26
 - multiprocessor, B-26–27
 - multiprocessor comparison, B-35–36
 - SIMT, B-27–30
 - special function units (SFUs), B-35
 - streaming processor (SP), B-34
 - thread instructions, B-30–31
 - threads/thread blocks management, B-30
 - Multithreading, B-25–26
 - coarse-grained, 530
 - defined, 522
 - fine-grained, 530
 - hardware, 530–533
 - simultaneous (SMT), 531–533
 - Must-information, OL2.15-5
 - Mutual exclusion, 125
- ## N
- Name dependence, 348
 - NAND gates, A-8
 - NAS (NASA Advanced Supercomputing), 556
 - N-body
 - all-pairs algorithm, B-65
 - GPU simulation, B-71
 - mathematics, B-65–67
 - multiple threads per body, B-68–69
 - optimization, B-67
 - performance comparison, B-69–70
 - results, B-70–72
 - shared memory use, B-67–68
 - Negation shortcut, 79
 - Nested procedures, 104–105
 - compiling recursive procedure showing, 104–105
 - NetFPGA 10-Gigabit Ethernet card, OL6.9-2, OL6.9-3
 - Network of Workstations, OL6.15-8–6.15-9
 - Network topologies, 550–553
 - implementing, 552
 - multistage, 553
 - Networking, OL6.9-4
 - operating system in, OL6.9-4–6.9-5
 - performance improvement, OL6.9-7–6.9-10
 - Networks, 23–24
 - advantages, 23
 - bandwidth, 549
 - crossbar, 551
 - fully connected, 551
 - local area (LANs), 24
 - multistage, 551
 - wide area (WANs), 24
 - Newton's iteration, 226
 - Next state
 - nonsequential, C-24
 - sequential, C-23
 - Next-state function, 474, A-66
 - defined, 474
 - implementing, with sequencer, C-22–28
 - Next-state outputs, C-10, C-12–13
 - example, C-12–13
 - implementation, C-12
 - logic equations, C-12–13
 - truth tables, C-15
 - No Redundancy (RAID 0), OL5.11-4
 - No write allocation, 408
 - Nonblocking assignment, A-24
 - Nonblocking caches, 355, 483
 - Nonuniform memory access (NUMA), 534
 - Nonvolatile memory, 22
 - Nops, 326
 - NOR gates, A-8
 - cross-coupled, A-49
 - D latch implemented with, A-51
 - NOR operation, D-25
 - NOT operation, 91, A-6
 - Not-A-Number (NaN), 235–236
 - Numbers
 - binary, 75
 - computer *versus* real-world, 229
 - decimal, 75, 78
 - denormalized, 230
 - hexadecimal, 84
 - signed, 75–82
 - unsigned, 75–82
 - NVIDIA GeForce 8800, B-46–55
 - all-pairs N-body algorithm, B-71
 - dense linear algebra computations, B-51–53
 - FFT performance, B-53
 - instruction set, B-49
 - performance, B-51
 - rasterization, B-50
 - ROP, B-50–51
 - scalability, B-51
 - sorting performance, B-54–55
 - special function approximation statistics, B-43
 - special function unit (SFU), B-50
 - streaming multiprocessor (SM), B-48–49
 - streaming processor, B-49–50
 - streaming processor array (SPA), B-46
 - texture/processor cluster (TPC), B-47–48
 - NVIDIA GPU architecture, 539–541
 - NVIDIA GTX, 280, 565, 566
 - NVIDIA Tesla GPU, 564–569
- ## O
- Object files, 132
 - debugging information, 131
 - header, 130

- linking, 132–134
- relocation information, 130
- static data segment, 130
- symbol table, 130
- text segment, 130
- Object-oriented languages. *See also* Java
 - brief history, OL2.22-8
 - defined, 150, OL2.15-5
- One's complement, 82, A-29
- Opcodes
 - control line setting and, 276
 - defined, 84, 274
- OpenGL, B-13
- OpenMP (Open MultiProcessing), 536, 556
- Operands, 67–72. *See also* Instructions
 - 32-bit immediate, 115–116
 - adding, 189
 - arithmetic instructions, 67
 - compiling assignment when in memory, 69
 - constant, 73–74
 - division, 197
 - floating-point, 221
 - LEGv8, 64
 - memory, 68–69
 - multiplication, 191
- Operating systems
 - brief history, OL5.17-9–5.17-12
 - defined, 13
 - encapsulation, 22
 - in networking, OL6.9-4–6.9-5
- Operations
 - atomic, implementing, 126
 - hardware, 63–67
 - logical, 90–93
 - x86 integer, 157, 158
- Optimization
 - class explanation, OL2.15-14
 - compiler, 146
 - control implementation, C-27–28
 - global, OL2.15-5
 - high-level, OL2.15-4–2.15-5
 - local, OL2.15-5, OL2.15-8
 - manual, 150
- OR operation, 91, A-6
- Out-of-order execution
 - defined, 351
 - performance complexity, 430
 - processors, 355
- Output devices, 16
- Overflow
 - defined, 76, 206
 - detection, 190
 - exceptions, 339
 - floating-point, 207
 - occurrence, 77
 - saturation and, 191
 - subtraction, 189
- P**
- P+Q redundancy (RAID 6), OL5.11-7
- Packed floating-point format, 232
- Page faults, 448. *See also* Virtual memory
 - for data access, 463
 - defined, 442
 - handling, 443, 461–464
 - virtual address causing, 457, 458
- Page tables, 468
 - defined, 446
 - illustrated, 449
 - indexing, 446
 - inverted, 451
 - levels, 451
 - main memory, 451
 - register, 446
 - storage reduction techniques, 451
 - updating, 446
 - VMM, 463
- Pages. *See also* Virtual memory
 - defined, 442
 - dirty, 452
 - finding, 446–447
 - LRU, 448
 - offset, 443
 - physical number, 443
 - placing, 432–434
 - size, 444
 - virtual number, 443
- Parallel bus, OL6.9-3
- Parallel execution, 125
- Parallel memory system, B-36–41. *See also* Graphics processing units (GPUs)
 - caches, B-38
 - constant memory, B-40
 - DRAM considerations, B-37–38
 - global memory, B-39
 - load/store access, B-41
 - local memory, B-40
 - memory spaces, B-39
 - MMU, B-38–39
 - ROP, B-41
 - shared memory, B-39–40
 - surfaces, B-41
 - texture memory, B-40
- Parallel processing programs, 518–523
 - creation difficulty, 518–523
 - defined, 516
 - for message passing, 533
 - great debates in, OL6.15-5
 - for shared address space, 533–534
 - use of, 573
- Parallel reduction, B-62
- Parallel scan, B-60–63
 - CUDA template, B-61
 - inclusive, B-60
 - tree-based, B-62
- Parallel software, 517
- Parallelism, 12, 43, 342–355
 - and computers arithmetic, 230–232
 - data-level, 246, 524
 - debates, OL6.15-5–6.15-7
 - GPUs and, 538, B-76
 - instruction-level, 43, 342, 354
 - memory hierarchies and, 477–481, OL5.11-2
 - multicore and, 533
 - multiple issue, 342–349
 - multithreading and, 531
 - performance benefits, 44
 - process-level, 516
 - redundant arrays and inexpensive disks, 481
 - subword, D-17
 - task, B-24
 - task-level, 516
 - thread, B-22
- Paravirtualization, 495
- PA-RISC, D-14, D-17
 - branch vectored, D-35
 - conditional branches, D-34, D-35
 - debug instructions, D-36
 - decimal operations, D-35
 - extract and deposit, D-35
 - instructions, D-34–36
 - load and clear instructions, D-36
 - multiply/add and multiply/subtract, D-36
 - nullification, D-34
 - nullifying branch option, D-25
 - store bytes short, D-36
 - synthesized multiply and divide, D-34–35
- Parity, OL5.11-5
 - bits, 435
 - code, 434, A-64